

Reg No.: _____

Name: _____

APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY
SIXTH SEMESTER B.TECH DEGREE EXAMINATION, APRIL 2018

Course Code: EC304
Course Name: VLSI (EC)

Max. Marks: 100

Duration: 3 Hours

PART A

Answer any two full questions, each carries 15 marks.

- | | | Marks |
|---|---|-------|
| 1 | a) Illustrate with diagram the principle of crystal growth by Czochralski method. | (5) |
| | b) What is photolithography? With diagram illustrate the steps involved in photolithography process. | (5) |
| | c) A SiO ₂ layer is grown by wet oxidation at 1000°C for 40 minutes followed by dry oxidation for 1 hour at 1200°C. Determine the thickness of the oxide layer formed. For wet oxidation at 1000°C, B=0.29, B/A=1.27 and for dry oxidation at 1200°C, B= 0.045, B/A= 1.120, τ = 0.027 | (5) |
| 2 | a) What is Deal Grove model of oxidation? What are linear and parabolic rate coefficients with reference to oxidation process? | (5) |
| | b) Explain the principle of molecular beam epitaxy, with schematic diagram of an MBE system. What are its advantages and disadvantages? | (5) |
| | c) A silicon crystal is to be grown by Czochralski process and is to contain 5×10^{15} boron atoms/cm ³ . Given the segregation constant k_0 for Boron in silicon is 0.8. Atomic weight of boron equals 10.81g/mole, density of silicon 2.22g/cm ³ and Avogadro number is 6.023×10^{23} atoms/mole. (a) Determine the initial concentration of Boron in the melt to produce the required doping density. (b) If the initial amount of silicon in the crucible is 20kg, how many grams of Boron should be added to obtain the same doping? | (5) |
| 3 | a) With schematic diagram and chemical reactions involved, illustrate wet and dry oxidation processes. | (5) |
| | b) Determine the ratio of Silicon consumed to the thickness of grown SiO ₂ layer over silicon wafer. If SiO ₂ layer of 0.2 μm is to be grown, what would be the thickness of used up Silicon. Molecular weight of SiO ₂ = 60.08g.mole, density of SiO ₂ =2.2g/cm ³ , atomic weight of Si=20.09 and density of Si= 2.33g/cm ³ | (5) |
| | c) What are the different methods of fabricating capacitors in integrated circuits? Illustrate with diagrams. | (5) |

PART B

Answer any two full questions, each carries 15 marks.

- | | | |
|---|---|------|
| 4 | a) What are the different types of power dissipation in a CMOS inverter? Derive expression for the total power dissipation. | (10) |
| | b) Realise a THE FUNCTION $f = AB'C + A C(DE + A'B)$ using standard CMOS logic. | (5) |

- 5 a) Draw the circuit diagram and layout of a 4 input NAND gate. (10)
b) What is meant by pass transistor logic? What are the differences in transmission characteristics of N MOS and P MOS transistors? (5)
- 6 a) Derive expression for the switching threshold of a CMOS inverter. (5)
b) What is layout design rule? What are the differences between λ rule and micron rule? (5)
c) Draw the circuit diagram of an Ex-OR gate in pass transistor logic. (5)

PART C

Answer any two full questions, each carries 20 marks.

- 7 a) Draw the circuit diagram and explain the principle of operation of a CMOS based static RAM cell. Explain the read and write operations. What are the constraints on the sizes of transistors? (10)
b) With block diagram illustrate the principle of operation of a square root carry select adder. Estimate the delay of an n bit adder (10)
- 8 a) Draw circuit diagram of a full adder with not more than 28 transistors in standard CMOS logic. (10)
b) What is FPGA? What are its applications? With block diagram explain its internal architecture? (10)
- 9 a) Draw the circuit diagram and explain the principle of operation of a one transistor dynamic RAM cell. Explain the read, write and refresh operations. (10)
b) With diagram illustrate the principle of operation of an array multiplier. Show the critical path. Estimate the delay of the multiplier. (10)

Reg No.: _____

Name: _____

APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY
SIXTH SEMESTER B.TECH DEGREE EXAMINATION(R&S), MAY 2019

Course Code: EC304

Course Name: VLSI

Max. Marks: 100

Duration: 3 Hours

PART A

Answer any two full questions, each carries 15 marks

Marks

- | | | | |
|---|----|---|------|
| 1 | a) | How electronic grade silicon is prepared from raw SiO ₂ ? | (5) |
| | b) | Illustrate the dry and wet oxidation technique used in IC fabrication with schematic diagram. | (10) |
| 2 | a) | With the help of mathematical equations, explain the distribution of impurities in a semiconductor in ion implantation process. | (10) |
| | b) | Phosphorous is implanted in a p-type silicon sample with a uniform doping concentration of 5×10^{16} atoms per cm ³ . If the beam current density is 2.5μA per cm ² and the implantation time is 8 minutes, calculate the implantation dose and peak impurity concentration. Assume $\Delta R_p = 0.3 \mu\text{m}$ | (5) |
| 3 | a) | Explain N-well CMOS IC fabrication sequence with the help of neat diagrams. | (10) |
| | b) | Explain one method of fabrication of capacitor structure in integrated circuits. | (5) |

PART B

Answer any two full questions, each carries 15 marks

- | | | | |
|---|----|--|------|
| 4 | a) | Explain the various types of power dissipation in CMOS inverter? Derive the expression for total power consumption of a CMOS inverter. | (10) |
| | b) | Why PMOS transistor can pass only strong ones and NMOS can pass strong zeros. | (5) |
| 5 | a) | Draw the circuit diagram and layout of a two input CMOS NAND gate. | (10) |
| | b) | Implement the function $u = A'B + AB'$ and $v = AB + A'B'$ using complementary pass transistor logic. | (5) |
| 6 | a) | Explain the structure and working of a transmission gate.
Implement 4×1 multiplexer using transmission gates. | (10) |
| | b) | Implement the function $f = [AB + C (DE + F)]'$ using static CMOS logic. | (5) |

PART C

Answer any two full questions, each carries 20 marks

- | | | | |
|---|----|---|------|
| 7 | a) | Explain the read and write operation of a six transistor CMOS SRAM cell. | (10) |
| | b) | What is FPGA? Explain its constructional details with diagram. What are the advantages of FPGA? | (10) |
| 8 | a) | Design a 4-bit × 4-bit NOR-based ROM array and explain its working. | (10) |
| | b) | Explain the read and write operation of a three-transistor DRAM cell. | (10) |
| 9 | a) | Explain the working a 16-bit carry-by pass adder and write down the expression | (10) |

for worst-case delay.

- b) Explain 4×4 bit-array multiplier with block diagram.

(10)

Reg No.: _____

Name: _____

APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY

Sixth semester B.Tech examinations (S), September 2020

Course Code: EC304**Course Name: VLSI**

Max. Marks: 100

Duration: 3 Hours

PART A*Answer any two full questions, each carries 15 marks*

Marks

- 1 a) What is annealing? Explain the various types. (5)
- b) Illustrate with diagram, the principle of crystal growth by Czochralski method and Float zone process. Compare these processes. (10)
- 2 a) Determine the ratio of silicon consumed to the thickness of grown SiO₂ layer over silicon wafer. If SiO₂ layer of 0.4 μm is to be grown, what would be the thickness of used up silicon. Molecular weight of SiO₂ = 60.08g.mole, density of SiO₂ = 2.2g/cm³, atomic weight of Si = 20.09 g.mole, density of Si = 2.33g/cm³ (5)
- b) Derive and explain Fick's 1st and 2nd laws (6)
- c) What are the steps involved in photolithography process. (4)
- 3 a) Explain N-well CMOS IC fabrication sequence with neat diagrams. (9)
- b) With the aid of neat diagrams explain fabrication process of transistors (6)

PART B*Answer any two full questions, each carries 15 marks*

- 4 a) Implement the following functions using pass standard CMOS logic (6)
i) $y = a \text{ AND } b$ ii) $y = a \text{ XNOR } b$
- b) Draw the circuit diagram, stick diagram and layout of a CMOS inverter. (9)
- 5 a) Explain pass transistor logic. What are its demerits and how it can be remedied? (8)
- b) Explain the DC output characteristics of CMOS inverter and discuss various regions in the characteristics. (7)
- 6 a) List the various types of power dissipation in CMOS. Which type is dominant and why? (5)
- b) Explain the significance of design rules. What are the different design rules in CMOS technology? (5)
- c) Discuss transmission gates. Implement XNOR gates using transmission gate logic. (5)

PART C

Answer any two full questions, each carries 20 marks

- 7 a) Explain three different designs of ROM using CMOS transistors. (10)
- b) With neat figures and appropriate equations, explain the design of Linear Carry Select adders. (10)
- 8 a) With neat block diagram explain 4×4 bit-array multiplier. (10)
- b) Draw the CMOS implementation of a NAND ROM cell to store 4 words of 4bits each which are as follows 1010, 1000, 1101 and 1001. (10)
- 9 a) Explain six transistor CMOS SRAM cell .What are its merits and demerits. (8)
- b) Compare carry bypass adder and carry select adders. (6)
- c) With diagram, explain how a voltage sense amplifier can read and write a bit. (6)
